Predictive control for active split DC-bus 4-leg inverters by Bifaretti, Stefano et al.
Bifaretti, Stefano and Pipolo, S. and Lidozzi, Alessandro 
and Solero, Luca and Tariscotti, Luca and Zanchetta, 
Pericle (2016) Predictive control for active split DC-bus 
4-leg inverters. In: 2016 IEEE Energy Conversion 
Congress and Exposition (ECCE), 18-22 September 
2016, Milwaukee, WI, USA. 
Access from the University of Nottingham repository: 
http://eprints.nottingham.ac.uk/43847/1/Predictive%20control%20for%20active%20split
%20DC-bus%204-leg%20inverters.pdf
Copyright and reuse: 
The Nottingham ePrints service makes this work by researchers of the University of 
Nottingham available open access under the following conditions.
This article is made available under the University of Nottingham End User licence and may 
be reused according to the conditions of the licence.  For more details see: 
http://eprints.nottingham.ac.uk/end_user_agreement.pdf
A note on versions: 
The version presented here may differ from the published version or from the version of 
record. If you wish to cite this item you are advised to consult the publisher’s version. Please 
see the repository url above for details on accessing the published version and note that 
access may require a subscription.
For more information, please contact eprints@nottingham.ac.uk
Predictive Control for Active Split DC-bus 
4-leg Inverters
S. Bifaretti, S. Pipolo 
Dept. of Industrial Engineering 
University of Rome Tor Vergata 
C-PED, Center for Power Electronics 
and Drives 
Rome, Italy 
bifaretti@ing.uniroma2.it
A. Lidozzi, L. Solero 
Dept. of Engineering 
Roma Tre University 
C-PED, Center for Power Electronics 
and Drives 
Rome, Italy 
alessandro.lidozzi@uniroma3.it
L. Tarisciotti, P. Zanchetta 
Dep. of Electrical and Electronic 
Engineering 
University of Nottingham, 
Nottingham, U.K. 
Luca.Tarisciotti@nottingham.ac.uk
Abstract - This paper proposes a Predictive Control, 
formally Dead-Beat (DBC), for a four-leg inverter having 
an Active Split DC-bus on the fourth leg and LC filters on 
phase-to-neutral outputs. Such a configuration permits to 
reduce the voltage ripple on the neutral point connected to 
inverter grounding. As only few control techniques have 
been investigated for Active Split DC-bus, the paper 
proposes to investigate the performance of DBC, which has 
been widely used for other power electronics applications. 
The main advantage of DBC over the classical PI or 
Resonant controller is that no tuning is required for 
control loop, while obtaining very fast transient response 
as well it can handle general constrained nonlinear systems 
with multiple inputs and outputs in a unified and clear 
manner. These features are highly valuable in power 
electronic converters used to supply the electrical utility 
loads in micro-grids. However, one of the main drawback 
of the DBC is the limited capabilities on harmonics 
compensations required when supplying unbalanced and 
non-linear loads. The paper presents continuous-time and 
discrete-time models of DBC applied to a four-leg VSI with 
Active Split DC-bus, highlighting the performance 
through simulation results as well as experimental tests.
I. INTRODUCTION 
Voltage Source Inverter (VSI) topology is finding 
increasing utilization in the supply of electrical utility 
systems due to the widespread use of UPS and active 
filtering units, for an improved quality of the energy 
supply, as well as in the growing use of renewable 
energy resources in distributed generating systems. 
These may be arranged in form of micro-grid with 
common DC-bus, as schematically depicted in Fig. 1. In 
such applications, the output inverter is used to supply 
the electrical utility loads, which can be either single or 
three phase loads and, in the case of three-phase loads, 
they can be either balanced or unbalanced. Hence, a 
four-wire electrical distribution system must be 
arranged for the supply of such utility loads and to this 
goal, a stable and ripple-free neutral connection must be 
provided, in order to avoid recirculation of currents 
through the system stray capacitances, in particular 
when the TT grounding arrangement is used. 
In the case of the four-leg VSI topology several 
configurations are offered, one approach relies on 
simply adding a fourth leg in the conventional VSI 
layout so that the middle point of such switching leg is 
directly used as the inverter N terminal. Alternatively, a 
filtering inductor is placed between the output N- 
terminal and the active phase-leg. Such an arrangement
allows that the neutral wire is stabilized with respect to 
the fundamental frequency, but a significant voltage 
ripple still affects the waveform of the voltages 
measured between the N point and the DC-plus and DC- 
minus bars. The high frequency oscillations occur at the 
switching frequency and its related multiple values, so 
that issues may arise concerning the grounding 
arrangement (i.e. TT or TN) adopted for the utility 
system. When TN arrangement is used, this leads to 
recirculating currents on the DC-Link side system, in 
particular through large surface PV units; instead, when 
TT system is used, high common mode voltage arises at 
the load-side, leading to possible malfunctions of end- 
user equipment. 
A different arrangement of the fourth-leg can be used 
to provide a ripple free N-wire at both the fundamental 
and switching frequencies [1]. Such a novel 
configuration is the combination of the previously 
described topologies and leads to the so-called Active 
Split DC-bus configuration, as shown in Fig. 2, which is 
the four-terminal VSI topology. This technical 
contribution refers to the inverter output filter 
configuration as illustrated in Fig. 3, which is suggested 
in both stand-alone and grid-tied applications [2]. 
Behind the main LC filter, a switching trap tuned at the 
inverter switching frequency and a selective dumper 
have been inserted between each phase and the common 
neutral connection. Such a system imposes to use a 
constant switching frequency, otherwise the filtering 
benefits can be strongly reduced. Classical Control 
structures, based on PI or Resonant (RC) regulators, 
have the benefit of an easy implementation and, 
especially in case of RC, fast transient response and high 
performance in assuring low harmonic content at the 
inverter outputs; however, their tuning is not 
straightforward and, if not accurately designed, can lead 
to stability issues. Model Predictive Control can produce 
good performance, but it exhibits an upper limited 
switching frequency [3]–[8], resulting in a varying 
commutation frequency, which is highly not indicated in 
case of specifically tuned filters. Moreover, large output 
filters have to be used in order to comply with 
international grid codes [9]. Solutions to keep a constant 
switching frequency have been proposed in [10], [11] 
with the so-called Modulated Model Predictive Control 
(M2PC) which can be useful employed in case of multi- 
objective control strategies. The paper focuses on the 
detailed description of continuous-time and discrete- 
time models of DBC applied to four-leg VSIs with 
Active Split DC-bus. The performance of the proposed
 strategy are evaluated through an accurate simulation 
model and then validated by experimental tests.         
 
 
Fig. 1.  Typical application of the front-end inverter. 
 
 
Fig. 2.  VSI 4-leg topology with Active Split DC-bus. 
 
 
Fig. 3.  Phase-to-neutral scheme of output power filter. 
 
II. SYSTEM MODEL 
The VSI Inverter model can be described by the 
following differential equations: 
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(1) 
being x=a, b, c one of the three inverter phases, ifx the 
filter current, Rf the parasitic resistance of filter inductor, 
vinvx, the inverter Phase-to-Neutral voltage, vxN  the phase-
to-Neutral output voltage, S1x and S2x the switching 
functions, for the upper and lower leg switches 
respectively. The switching functions assume a value 
equal to 1, when the corresponding switch is closed, or 
equal to 0 in the opposite case.   
 
 
The DC-link Voltage, assumed as a constant and the 
neutral current in are subject to the following constrains: 
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݅௡ሺݐሻ ൌ െ൫݅௔ሺݐሻ ൅ ݅௕ሺݐሻ ൅ ݅௖ሺݐሻ൯ (3) 
 
Using the same approach as for Inverter model, the 
neutral leg n with Active Split DC-bus model can be 
described by defining the differential equations: 
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being ௗ௩೎భሺ௧ሻ
ௗ௧
ൌ െௗ௩೎మሺ௧ሻ
ௗ௧
 from (2). 
 
In order to permit a separate control of the fourth leg 
and, as a consequence, reduce the computational 
complexity, an equivalent model in fixed reference frame 
(Į, ȕ) is considered.  Using the Clarke’s transformations 
in (5) and (6), the equivalent (Į ,ȕ) models shown in Fig. 
4, being x the inverter voltage or the filter current, the 
equivalent (Į ,ȕ) models shown in Fig. 4, are obtained. 
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Fig. 4.  Equivalent (Į,ȕ) circuits.  
The voltages produced by the VSI are related to the 
switching states and the DC-Link voltage VDC according 
to the following equations: 
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Consequently, the VSI can produce on the (Į, ȕ) 
plane, six active vectors and two zero vectors. SĮ and Sȕ 
represent the normalized amplitude of voltage vectors 
components related to the switching configurations, as 
shown in Table I. 
 
B
C
A
N
C2
Lf, Rf
C1 
 C 
OUTPUT 
FILTER
ifa
ifc
ia
ic
in
vC1
vC2
in
VDC
ifn
+
-
S1
S2
S3 S5 S7
S4 S8
 TABLE I.  SWITCHING STATES AND EQUIVALENT (Į,ȕ) COMPONENTS 
S S1 / S2 S3 / S4 S5 / S6 Sɲ Sɴ 
0 0 / 1 0 / 1 0 / 1 0 0 
1 1 / 0 0 / 1 0 / 1 2Ш3 0 
2 1 / 0 1 / 0 0 / 1 1Ш3 я3Ш3 
3 0 / 1 1 / 0 0 / 1 -1Ш3 я3Ш3 
4 0 / 1 1 / 0 1 / 0 -2Ш3 0 
5 0 / 1 0 / 1 1 / 0 -1Ш3 -я3Ш3 
6 1 / 0 0 / 1 1 / 0 1Ш3 -я3Ш3 
7 1 / 0 1 / 0 1 / 0 0 0 
 
According to the (Į ,ȕ) representation shown in Fig. 
4, the following continuous-time model can be written: 
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A discrete-time model is achieved from (9) assuming 
that the system variables are constant during the 
sampling interval Ts.  
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where tk is the actual sampling instant, ݒ௜௡௩ఈ and ݒ௜௡௩ఉ 
are the average voltage components produced by the 
converter calculated in the previous sampling time, and 
K1, K2 are two constants defined as: 
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III. PROPOSED PREDICTIVE CONTROL  
Fig. 5 shows the block scheme of the proposed 
Predictive Controller for the 4-leg Active Split DC bus 
VSI. The control strategy aim to perform separate 
control between the three-phase VSI and the fourth leg 
avoiding complex modulation strategies [12]. In order to 
obtain a constant switching frequency required for an 
effective output filtering, a predictive dead-beat control 
strategy has been chosen for the VSI.  
Dead-Beat control [13], [14]  is a model-based 
strategy which performs, at every sampling interval, the 
prediction of the system response to a modification in 
the controlled variables in order to achieve a near zero 
error usually in the next sampling period. In practical 
implementations the computational time has to be 
compensated, to avoid affecting the control action, with 
one sampling interval delay. To compensate for such a 
delay, the two step prediction proposed in [15] is used. 
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Fig. 5.  Block diagram of the proposed controller. 
The determination of the output reference voltages 
vinvxabc*(tk+2 Ts) is achieved based on the contributions 
of the free and forced evolution.  
The currents predictions (10) can be written as: 
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of output filter current: 
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The contribution of forced evolution can be achieved 
by computing, for each component, the amount of 
current that shall flow in the inductor filter to reach the 
desired references ݅௙ఈכሺݐ௞ ൅ ʹ ௦ܶሻǡ ݅௙ఉכሺݐ௞ ൅ ʹ ௦ܶሻǤ   
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are calculated as the difference between the current 
references and the currents produced from the zero 
vectors: 
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Considering the control working properly is possible to 
assume: 
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Therefore, the current references are computed by 
inverting the 3rd the 4th of (10) together with assumptions 
(11): 
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The converter voltage references in (Į ,ȕ) reference 
frame are finally obtained as: 
ݒ௜௡௩ఈכሺݐ௞ ൅ ʹ ௦ܶሻ ൌ ݒ௟ఈሺݐ௞ ൅ ௦ܶሻ ൅
ο݅௙ఈሺݐ௞ ൅ ʹ ௦ܶሻ
ܭଶ
 
ݒ௜௡௩ఉכሺݐ௞ ൅ ʹ ௦ܶሻ ൌ ݒ௟ఉሺݐ௞ ൅ ௦ܶሻ ൅
ο݅௙ఉሺݐ௞ ൅ ʹ ௦ܶሻ
ܭଶ
 
Applying the inverse Clarke’s transformation to the last 
relations, the references for the three output voltages 
vinvxa*(tk+2Ts), vinvxb*(tk+2Ts), vinvxc*(tk+2Ts) can be 
achieved.   
In order to maintain the benefit in terms of harmonic 
content of the conventional three-phase VSI feeding a 
star-connected balanced load, a proper zero-sequence 
signal vn *(tk+2Ts) has to be used as a reference to control 
the fourth-leg. The most common and effective solution, 
adopted in this paper, is based on the following 
relationship [16]:  
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In order to use a triangular waveform for the neutral 
voltage vn with the Active Split DC-bus configuration 
and avoids the negative effects produced by interaction 
of the neutral voltage harmonics and the Active Split 
filter, the resonance frequency of the filter shall be 
selected 1 decade higher than the injected harmonic 
frequency, as highlighted in [17].    
SIMULATION AND EXPERIMENTAL RESULTS 
The proposed control strategy, has been verified, at 
first, by a specific simulation model developed in 
PLECS employing the parameters listed in Table II.  
TABLE II. OPERATING CONDITIONS 
Main Filter Lf=800 μH Cf=5 μF ZĨ = 50mΩ  
Neutral 
Filter Ln=200 μH C1=C2=2.35 μF Rn = 10mΩ  
Trap Filter Lt=187 μH Ct=2×0.47 μF Rt=20 mΩ 
Damper Ld=1000 μH Cd=8.1 μF Rd=15 Ω 
DC-link Vdc=700 V Cdc=800 μF  
Control Ts= 8.33 μs fs= 12 kHz 
Time step =  
Ts /100 
 
Fig. 6 shows the behavior of the converter in the case 
of an unbalanced 3-phase resistive load (1kW, 2kW, 
2kW on each of the three phases respectively) whilst, in 
Fig. 7, the waveforms are referred to unbalanced and 
non-linear load case when a single-phase diode rectifier 
load is applied on phase a. The phase-to-neutral voltages 
waveforms present a good harmonic content with a THD 
value equal to about 2% for resistive unbalanced load 
and to about 5% for non-linear unbalanced load, thus 
compliant to the limits imposed by the standard IEC 
61000-3-2..  
 Experimental tests have been then performed on the 
four-leg hardware setup shown in Fig. 8, with the output 
power filter depicted in Fig. 9 and employing the same 
operating conditions as in simulation. Such results have 
been achieved implementing the illustrated control 
structure with a discretization frequency step equals to 
the inverter switching frequency. Output voltages 
behavior with linear balanced load is shown in Fig. 10 
where the load is suddenly changed from no-load 
condition to around 2 kW per phase. It can be noticed 
the good performance even when the load is connected 
close to the phase voltage peak value, which represents 
the worst condition. Performance of the Predictive 
algorithm with unbalanced nonlinear loads are shown in 
Fig. 11 where a single-phase diode rectifier has been 
connected between phase a and the output neutral 
connector. As soon as the load is fed, the output voltages 
waveform behavior proves the effectiveness of the 
Predictive strategy, being able to fast compensate for 
both harmonics and voltage drop.  
  
Fig. 6. Linear unbalanced load. 
 
Fig. 7. Nonlinear single phase diode rectifier load. 
 
 
  
Fig. 8. Four-leg VSI converter prototype. Fig. 9. Inverter output power filter. 
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 Fig. 10. Linear balanced load step. 
(20 A/div, 200 V/div) 
Fig. 11. Nonlinear single-phase diode rectifier load step. 
(50 A/div, 200 V/div) 
CONCLUSIONS 
The paper investigates the application of the Dead-
Beat strategy to control a 4-leg VSI having an Active 
Split DC-bus on the fourth leg and used to supply both 
unbalanced and non-linear electrical utility loads in a 
micro-grid. A detailed description of the discrete-time 
model, even useful for a practical implementation on 
Microprocessor, has been presented. Compared to high 
performance Resonant Controllers, the Predictive 
Controller has the certain advantage to do not require 
any tuning of regulator gains; on the other hands, it 
exhibits a lower harmonic compensation capability. 
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